Effect of Oxygen on Ni-Silicided FUSI Metal Gate

نویسنده

  • H. P. YU
چکیده

Continual evolution of the CMOS technology requires thinner gate dielectric to maintain high performance. However, when moving into the sub-65 nm CMOS generation, the traditional poly-Si gate approach cannot effectively reduce the gate thickness further due to the poly-depletion effect. Fully silicided metal gate (FUSI) has been proven to be a promising solution. FUSI metal gate can significantly reduce gate-line sheet resistance, eliminate boron penetration to channels and has good process compatibility with high-k gate dielectric. In this paper, the effect of oxygen introduced by the process of conventional furnace annealing in FUSI metal gate is investigated. A 120 nm amorphous Si layer was sputtered on dielectric oxides of various thicknesses grown using a standard oxidation process. Raman spectra showed that the 120 nm thick pre-sputtered amorphous Si recrystallized after annealing in a conventional furnace at 900 °C. Secondary ion mass spectrometry (SIMS) revealed that the annealed Si film contained traces of oxygen which were incorporated into the film during the furnace annealing process. It is suspected that the oxygen was originated from a few ppm of impurities present in the high-purity annealing gas (N2). When a 100 nm of Ni was deposited using a DC sputterer on such sample and was rapid thermal annealed (RTA) at 400 °C to form a fully silicide film, the transmission electron micrograph showed the existence of unreacted oxygen-rich Si layer along the interface of the NiSi/SiO2, leading to areal non-uniformity in the workfunction. It is suggested that the presence of oxygen can effectively retard the Ni diffusion into the Si film during the silicidation process such that the FUSI process is delayed, and the equivalent oxide thickness (EOT) increased as shown by capacitance-voltage (C-V) measurements. The workfunction of Ni-silicided FUSI film determined by C-V measurement on MOS structures was found to increase compared to the as-deposited amorphous Si film (the

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Workfunction Tuning of n-Channel MOSFETs Using Interfacial Yttrium Layer in Fully Silicided Nickel Gate

Continual scaling of the CMOS technology requires thinner gate dielectric to maintain high performance. However, when moving into the sub-45 nm CMOS generation, the traditional poly-Si gate approach cannot effectively reduce the gate thickness further due to the poly-depletion effect. Fully silicided Ni metal gate (FUSI) has been proven to be a promising solution. Ni FUSI metal gate can signifi...

متن کامل

Gate electrode effects on low-frequency (1/f) noise in p-MOSFETs with high-j dielectrics

The defects related to the gate–dielectric in high-j-MOSFETs are studied using the 1/f noise technique. Three different types of gate electrodes were used for this purpose – poly-Si, metal (TiN/TaN) and fully Ni Silicided (FUSI) electrodes with Hf-based oxides as the gate dielectric layer. All the three types of devices show a specific behavior near the gate electrode–dielectric interface when ...

متن کامل

Fully Silicided Metal Gates for High-Performance CMOS Technology: A Review

Full silicidation ~FUSI! of polysilicon gates promises to be a simple approach for formation of metal gate electrodes for highly scaled complementary metal oxide semiconductor ~CMOS! transistors. Devices have been reported with several different silicides, prominently with nickel. NiSi was shown to produce different work functions, covering a large portion of silicon bandgap, in relation to a d...

متن کامل

Staying on Moore’s curve by enhancing materials

As the semiconductor industry is moving to more advanced technology nodes, simple scaling of device dimensions and voltages, which worked so well for many decades, is no longer sufficient to continue improving circuit performance. New materials are being introduced and the existing ones are modified to optimize their properties. High dielectric constant (high k) insulators are being developed a...

متن کامل

Current Status and Addressing the Challenges of Hf-based Gate Stack toward 45nm-LSTP Application

1. Introduction In spite of intensive efforts, still some serious items to be solved remain for high-k gate stack. By narrowing down the items, gate electrode has become one of the most problematic issues due to unavoidable Fermi level pinning [1]. In this talk, after a brief benchmarking of high-k gate stack technology, we lay particular stress on the impact on the electrical characteristics c...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005